4 to 1 multiplexer using structural verilog code